

Evolution of EDA from Electronics to Photonics

Tony Liao

IC Design Solutions Design Kit Development Manager chang-ping_liao@mentor.com




Traditional IC Design

- Designers & tool developers have lived in a orthogonal world for 50+ years
- Electronic Design Automation tools
 - Tens of thousands of man/years developing software
 - Representing 100's of millions lines of code
- IC designers have been told not to use curved structures
- Lithography (steppers) are based on rectangles



Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop




Restricted © 2018 Mentor Graphics Corporation



Curved Structures – No Longer Outliers MEMS & Photonics

- MEMS has become a driver of curved structures
- We indirectly MEMS every day in our car and on our cell phone




Accelerometer Antenna switch Compass Gyroscope Oscillators Pressure sensor

Restricted © 2018 Mentor Graphics Corporation




Photonics Today - Is like CMOS in the early 80's

- Must be an expert
- Manual design flow
- No standards to help
- No abstractions
- First time design success were rare





Integrated Photonics Applications



Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop

Recent Customer Question

How long does it take to automatically layout a photonics design with 100,000 components?

Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop

Restricted © 2018 Mentor Graphics Corporation



How do we get to 100,000 Component Designs?

- Designers need more productivity
- Need to expand the designer base
- Standards


Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop

Restricted $\ensuremath{\mathbb{C}}$ 2018 Mentor Graphics Corporation



Productivity Improvements

 Automation & new methodologies vastly improved IC design productivity



Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop


Devices

Restricted \circledast 2018 Mentor Graphics Corporation



Expand Designer Base

Not enough photonics experts



Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop


How Did We Grow From

1,000's Custom Engineers -> 10,000's ASIC Engineers

- Simplified what they needed to know
- Standards
- Abstractions enabled
 - Faster simulation
 - Synthesis
 - Automatic placement and routing



Simplified What the Designer Needs to Know




Restricted © 2018 Mentor Graphics Corporation



Abstracted Design Data

- Never be able to simulate 100,000 component design without abstractions
 - Transistor level simulation with timing would take way too long
- Run many simulations on individual standard cells to build an abstracted model




Restricted © 2018 Mentor Graphics Corporation



Abstractions Enables Faster Tools

Move from transistor simulation to

- Gate level simulation
- Static Timing Analysis



Logic Symbol

module nand1(c,a,b); output c; input a,b; wire d; and1 u1(d,a,b); inv u2(c,d); endmodule

Logic Simulation Model

pin (C) {direction : output ;function : "~(A + B)" ;
}
lu_table_template(wire_delay_table_template) {
variable_1 : fanout_number;
variable_2 : fanout_pin_capacitance;
variable_3 : driver_slew;
index_1 ("1.0 , 3.0");
index_2 ("0.12, 4.24");
index_3 ("0.1, 2.7, 3.12");}

lu_table_template(trans_template) {
 variable_1 : total_output_net_capacitance;
 index_1 ("0.0, 1.5, 2.0, 2.5");
 wire_load("05x05") {
 resistance : 0;
 capacitance : 1;
 area : 0;
 slope : 0.186;
 fanout_length(1,0.39);
 interconnect_delay(wire_delay_table_template)
 values("0.00,0.21,0.3", "0.11,0.23,0.41", \ "0.00,0.44,0.57", "0.10 0.3, 0.41;
 }


Static Timing Model

Restricted © 2018 Mentor Graphics Corporation



Abstraction Reduces Design Data

Increases Capacity



Restricted © 2018 Mentor Graphics Corporation



Standards for Photonics

Designers & foundries love
 — Lessens their work


What is needed?

- Simulation netlist format
 - De facto today with modified spice
- A foundry **P**rocess **D**esign **K**it
- Others?



Integrated Photonics PDK

- Manufacturing layers and verification rules
- Set of foundry pre-characterized devices (parameterized or fixed)
- Maturity has been questionable
 - Devices you need but not at the performance you want!
 - Designers may spend few cycles to optimize their devices



Restricted © 2018 Mentor Graphics Corporation




Recap: Electronics Versus Photonics

	Electronics
Design Flow	Traditional Analog, digital and Analog Mixed-signal
Design Flow	design flows
Community	Seasoned designers with 30+ years of CAD knowledge
	Technology/process options and metal stacks based PDKs advanced nodes
PDK	Traditional foundries: TSMC, GF, UMC, SMIC, X-FAB, TowerJazz, etc
	Traditional devices categories: MOS, capacitor, resistor, diodes, inductors and BJTs
	Average of ~200 components per PDK
	DRC, LVS, PEX and PERC



MENTOR & PHOTONICS

Mentor Is Not New to Photonics




Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop

A Siemens Business

Mentor's Focus


Productivity improvements for the photonics experts





DESIGN TOOLS

Integrated Photonics Design Flow



A Siemens Busines

Expand the User Base L-Edit Photonics

- Enables IC layout engineers
- Photonic design in a IC layout editor
- Focused on layout centric design
 - Schematic optional flow
- Photonic specific functionality
 - Simple waveguide creation and editing
 - Crossing insertion
 - Precision snapping to optical pins
 - Waveguide to pin checking
 - Exports simulation netlist
 - Luceda
 - Lumerical
 - Optiwave
 - VPIphotonics




Restricted © 2018 Mentor Graphics Corporation



Productivity Improvements LightSuite Photonic Compiler


- Industry's first integrated electrical/photonic layout automation tool
- Places components from the PDK
- Routes both photonic waveguides and electrical nets
- Enables "what if" analysis
 - Rapidly produces a new layout
- Produces a DRC correct design
 - Correct by Calibre
 - Requires Calibre RealTime license
 - eqDRC based SVRF rules
- Built on standards
 - OpenAccess
 - Python
 - PĎK




Restricted © 2018 Mentor Graphics Corporation



LightSuite Photonic Compiler Supported Flows






A Siemens Business

Productivity Improvements for Photonics Experts

LightSuite Photonic Compiler – Script Driven Flow

Script Driven flow

- User interacts with a Python IDE
- Start LightSuite Photonic Compiler
- Viewer shows layout progress
- Components are placed
- Optical waveguides routed
- Electrical signals routed
- Resulting design saved in OA
- Calibre RealTime Custom runs in the background
 - Every placement move
 - Every route, waveguide or electrical net






Expand the User Base for IC Designers

LightSuite Photonic Compiler – Schematic Driven Layout Flow

- Schematic Driven Layout flow
- Small python script
- Limited control
 - schematic defines layout
 - Relative placements
 - Connectivity




Restricted © 2018 Mentor Graphics Corporation



LightSuite Photonic Compiler Examples in Design

- Close to 400 components
- Placed & routed DRC clean
- 9 minutes vs approximately 2 weeks for manual layout



 Placed and routed 66,000 components in just under 11 hours, DRC clean

Restricted © 2018 Mentor Graphics Corporation



LightSuite Photonic Compiler Success Story



"LightSuite Photonic Compiler fixes the biggest roadblocks preventing industry-wide adoption of electro-optical design and simulation of photonic chips.

Photonic chips promise amazing performance, but designing circuits today is just too difficult and requires specialized knowledge. LightSuite Photonic Compiler circumvents those challenges and enables scalability. I'm thrilled to have worked with Mentor to develop this tool to make it possible for anyone to design and build photonic circuits as easily as designing electronic circuits."

Ashkan Seyedi, Research Scientist Hewlett Packard Enterprise


Restricted © 2018 Mentor Graphics Corporation



PHYSICAL VERIFICATION TOOLS

Physical Verification

eqDRC – addressing DRC Photonics Challenges




Silicon Photonics Design Rule Checking:Application of a Programmable Modeling Engine for Non-Manhattan Geometry Verification, presented at *VLSI-SoC 2014* Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLED displays Workshop

Restricted $\ensuremath{\textcircled{C}}$ 2018 Mentor Graphics Corporation



Physical Verification Calibre LFD Workflow

- Lithographic processes will distort drawn shapes in silicon
- Designers use Calibre LFD software with to simulate the process and improve their designs with respect to manufacturability.



As Drawn

Simulated as Manufactured

Significantly Reduce Manufacture Iteration through Simulation


Restricted © 2018 Mentor Graphics Corporation




Physical Verification

Impact of Lithography on Silicon Photonics

- Modeled layout passed to simulation
 - Updated S-parameters
- Updated FDTD Simulations match measured data



Xu Wang, e al., "Lithography Simulation for the Fabrication of Silicon Photonic Devices with Deep-Ultraviolet Lithography", *IEEE GFP*, 2012




Restricted © 2018 Mentor Graphics Corporation



Mentor's Photonic Design Flows

Automated and Manual



Photonic PDKs, iPDK's + Calibre Rule Files + Partner Simulation Models

Restricted © 2018 Mentor Graphics Corporation

Mentor®

FOUNDRY SUPPORT

CEA-Leti PDK on Mentor Flow

- Passive components
 - Waveguides
 - Bends, Sbend, Sticks
 - Crossings
 - Tapers
 - MMI, directional coupler
 - Grating couplers


Active components

- Ring modulators
- Photo detector
- PDK support both
 - LightSuite Photonic Compiler
 - L-Edit Photonics



L-Edit Photonics Support Manual Layout with CEA-Leti PDK

- Stand alone photonic design with L-Edit
- L-Edit Photonics features configured in CEA-Leti PDK
 - Hierarchical waveguide P-Cell creation/conversion and editing
 - Crossing element insertion
 - Exports simulation netlist
- Focused on layout centric design
 - Schematic optional



Restricted © 2018 Mentor Graphics Corporation



Hierarchical Waveguide P-Cell

- Uses CEA-Leti components for waveguide routing
- Automatic cladding based on lengths
 - Taper insertion
- Controllable length


Augenent breehold New Stend Span Maximum S-Bend Span Maximum S-Bend Span Maximum S-Bend Span Length of waveguide type Strip Use adiabatic Solu Bend radius Use S-Bends Maximum S-Bend height Solu Bend radius Use S-Bends Maximum S-Bend Span Solu Bend radius We S-Bends Maximum S-Bend Span Solu Bend radius We S-Bends Maximum S-Bend Span Solu Bend radius We S-Bends Maximum S-Bend Span Maximum S-Bend Span Solu Bend radius We S-Bends Maximum S-Bend Span Maximum S-Bend Span Solu Bend radius We S-Bends We S-SM RIB SIL 131 M1V04		Edit Object(s)		
Annee (1) T-Cell Parameters		X	 ***************************************	
Maximum S-Bend span 40.0u Augment taper length 10.0u Length of waveguide path 625.244u Waveguide type Strip Use adiabatic Image: Comparison of the system of the syste				
Maximum S-Bend span40.0uAugment taper length10.0uLength of waveguide path625.244uWaveguide typeStripUse adiabaticImage: Comparison of the system of t	ance (1) T-Cell Parameters			
Augment taper length10.0uLength of waveguide path625.244uWaveguide typeStripUse adiabaticImage: stripMaximum S-Bend height50uBend radius4uUse S-BendsImage: stripw400nAugment threshold100.0uAdd pinsImage: stripAugment straight sectionsImage: strip		+		
Length of waveguide path625.244uWaveguide typeStripUse adiabaticIMaximum S-Bend heightS0uBend radius4uUse S-BendsIw400nAugment threshold100.0uAdd pinsIAugment straight sectionsI	Maximum S-Bend span	40.0u		
Waveguide typeStripUse adiabaticImage: Comparison of the type of the type of the type of the type of type	Augment taper length			
Use adiabatic Maximum S-Bend height 50u Bend radius 4u Use S-Bends W 400n Augment threshold 100.0u Add pins Augment straight sections		625.244u		
Maximum S-Bend height 50u Bend radius 4u Use S-Bends Image: Comparison of the symbol w 400n Augment threshold 100.0u Add pins Image: Comparison of the symbol Augment straight sections Image: Comparison of the symbol	Waveguide type			
Bend radius 4u Use S-Bends Image: Comparison of the system of the syste				
Use S-Bends W 400n Augment threshold 100.0u Add pins V Augment straight sections V	Maximum S-Bend height	50u		
w 400n Augment threshold 100.0u Add pins Image: Comparison of the comparison of	Bend radius			
Augment threshold 100.0u Add pins Image: Comparison of the section of	Jse S-Bends			
Add pins 🔽 Augment straight sections 🔽	N	400n		
Augment straight sections	Augment threshold			
	Add pins			
model WG_SM_RIB_SIL_131_M1V04	Augment straight sections			
	model	WG_SM_RIB_SIL_131_M1V04		


Restricted © 2018 Mentor Graphics Corporation



LightSuite Photonic Compiler Support Script Driven Flow with CEA-Leti PDK

- Places components from the CEA-Leti PDK
- Routes both photonic waveguides and electrical nets
- Designer to setup P&R with Python IDE
 Rapidly produces a new layout
- Produces a DRC correct design
 - Correct by Calibre
 - Requires Calibre RealTime license
 - eqDRC based SVRF rules







ration



39 Evolution of EDA from Electronics to Photonics, Leti Photonics & MicroLEI

LightSuite Photonic Compiler Test Chip Flow with CEA-Leti PDK









www.mentor.com